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MEMS to NEMS : miniaturization trend ?  MEMS to NEMS : miniaturization trend ? 
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a doubly clamped beam
Progressing high Progressing high- -speed Si based MEMS  speed Si based MEMS 
A.N.Cleland and M.L.Roukes 






































Fusion of Nano CMOS / SET and  NEMS may lead to extended  Fusion of Nano CMOS / SET and  NEMS may lead to extended 
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Extended Performance Extended Performance CMOS nanotechnology 






















NEMS integrated into Si nanodevices  NEMS integrated into Si nanodevices 
Fusion of Nano CMOS / SET and  NEMS may lead to extended  Fusion of Nano CMOS / SET and  NEMS may lead to extended 
device performance and even novel functionalities. device performance and even novel functionalities.
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Extended Performance Extended Performance CMOS nanotechnology 
era began - 1999
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floating-gate nc-Si dots
G








Mechanical bistable states Mechanical bistable states










z z No charge tunneling via gate oxide No charge tunneling via gate oxide
z z High High- -speed write/erase operation speed write/erase operation
z z Compatibility with conventional Si    Compatibility with conventional Si   
process process
Advantages Advantages
Y. Tsuchiya et al., J. Appl. Phys. 100, 094306 (2006)
Buckled SiO Buckled SiO2 2 beam with embedded SiNDs beam with embedded SiNDs
•Beam：200×200×20 nm
•Diameter of dots: 10 nm 





Si 190 GPa 0.27






































SEM i f b Nt l l d Nt l l d bt b i d bt b i d
Test beam structure fabrication Test beam structure fabrication
Release of stress at Si/SiO Release of stress at Si/SiO2 2
interface after undercut interface after undercut
2μm
SEM image of a beam Naturally upward Naturally upward- -bent bridge  bent bridge 







Y. Tsuchiya et al., J. Appl. Phys. 100, 094306 (2006)
Before loading
Load on the beam using the  Load on the beam using the nano nano- -indentor indentor
After loading
in collaboration with Y. Higo and K. Takashima of  in collaboration with Y. Higo and K. Takashima of 
Tokyo Institute of Technology Tokyo Institute of Technology
Loading experiment for the beam Loading experiment for the beam
Bent upward Bent downward
Y. Tsuchiya et al., J. Appl. Phys. 100, 094306 (2006)2008/7/21
3
Electrical switching of the beam Electrical switching of the beam
SiO2: 100nm







Direct observation of beam mechanical bistability Direct observation of beam mechanical bistability
Japanese mechanical bistable device 200 years ago Japanese mechanical bistable device 200 years ago
‘Vidro’ ‘Poppin’
- An instrument with a glass lamella -











We calculated PS with changing the 
length L, width W, thickness T and 








Mechanical properties of buckled FG Mechanical properties of buckled FG










































































2×1×0.1μm       (n = 1)
1×0.5×0.05μm   (n = 0.5)






















Scaling law for switching power Scaling law for switching power
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Switching power unchanged by proportional  Switching power unchanged by proportional 
scaling scaling
,
T. Nagami et al., IEEE Trans. Electron Devices 54, 1132 (2007)
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Potential distribution Electron distribution
Hybrid electromechanical  Hybrid electromechanical – – transport simulation transport simulation
Structural mechanics analysis
() F u c = ∇ ⋅ ∇ −
F: force




() SRH p p
SRH n n
qR p qD qp
qR n qD qn
− = ∇ + ∇ − ⋅ ∇
= ∇ + ∇ − ⋅ ∇
ψ μ
ψ μ
n, p: electron, hole density
Software: COMSOL Multiphysics Parallel (FEMLAB)
3D or 2D hybrid finite element method analysis
Electrostatic force Deformation
Drift electric field
c: u-σ translation matrix
Electrostatics analysis















For reducing switching voltage For reducing switching voltage
Smaller zero bias displacement 
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Simple reduction of Z0 may result in losing bistability.





















bottom, side, top fixed
Completely rigid wall
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Careful structural design of the FG as well as the outer 
cavity needed.
Readout operation of NEMS memory Readout operation of NEMS memory
















































































































































































































































































































Zero bias deformation Z0 [nm]   
-3 -2 -1 0 1 2 3 10
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Channel     FG
Fabrication of FG with  Fabrication of FG with SiNDs SiNDs
σ ～ 2 x 1011 cm-2
VHF pulsed plasma process:  VHF pulsed plasma process: nc nc- -Si dot deposition Si dot deposition

























Diameter < 10 nm & dispersion ±1nm
Fabrication of FG with  Fabrication of FG with SiNDs SiNDs
Si (111)
SiO2
















(φ ~5 mm) Assembled2008/7/21
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Fabrication of FG with SiNDs Fabrication of FG with SiNDs


































Ar+ laser Beam size
1 μm×1 μm
ω0
0 ω Δ< 0 σ >
tensile
0
Mechanical stress analysis using  Mechanical stress analysis using μ μRS RS









-1 [MPa] 434 [cm ] σω =− ×Δ
: Stress σ
I. De Wolf, Semicond.Sci.Technol.11(1996) 139-154. 
 : Raman mode frequencies




• 514.5 nm Ar+ laser source
•1   μm spot diameter
• Resolution ~0.15 cm-1 wave number
Jobin-Yvon U-1000
• 514.5 nm Ar+ laser source
•1   μm spot diameter
• Resolution ~0.15 cm-1 wave number
σ [MPa]
σ [MPa]
Mechanical stress analysis using  Mechanical stress analysis using μ μRS RS











Tensile stress of about 
100MPa observed around 
the beam edges














Switching speed of a simple flat FG Switching speed of a simple flat FG
For a simple flat SiO2 beam with L < 1 μm, over 
1GHz frequency can be obtained, but……
[2] A.N.Cleland and M.L.Roukes, 
APL 69, 2653 (1996).




























































































15.1nm   26.6nm
34.7nm   41.3nm
Switching speed of a buckled bistable FG Switching speed of a buckled bistable FG
[×10
-10] time t [s] 5×10
-12





















at Z0 = 34.7nm
Length        1μm




T. Nagami et al., IEEE Trans. Electron Devices 54, 1132 (2007)2008/7/21
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Beam damping effects on switching speed Beam damping effects on switching speed
Beam oscillation damping 
after switching
























































































< 10V  
<20 ns ? 
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N. Abelé, A. Villaret, A.Gangadharaiah, C. Gabioud, 
P. Ancey and A.M. Ionescu, IEDM2006
SG MOSFET SG MOSFET based NEMS memory based NEMS memory
SUMMARY SUMMARY
¾ ¾ Scaling rule for a buckled FG shown Scaling rule for a buckled FG shown
Introduction of bistable NEMS into MOS may  Introduction of bistable NEMS into MOS may 
provide a new memory device with high provide a new memory device with high- -
speed operation & serious nonvolatility: speed operation & serious nonvolatility:
¾ ¾ Scaling rule for a buckled FG shown Scaling rule for a buckled FG shown
¾ ¾ Mechanical bistability demonstrated Mechanical bistability demonstrated
¾ ¾ FG / cavity structure optimized for lowering  FG / cavity structure optimized for lowering 
programming voltage (<10V) with maintaining high  programming voltage (<10V) with maintaining high 
ON/OFF ratio ( ON/OFF ratio (~ ~10 105 5) )
¾ ¾ Experimental FG with embedded nc Experimental FG with embedded nc- -Si dots fabricated Si dots fabricated
¾ ¾ Switching speed less than 50 nsec shown for 1  Switching speed less than 50 nsec shown for 1 μ μm FG  m FG 2008/7/21
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